High-k HfO 2 has been widely adopted in Si based MOSFETs as gate dielectric for the superior control over gate leakage and channel electrostatics. However, in AlGaN/GaN HEMTs, the additional interface issue as well as high oxygen transparency of HfO 2 has hindered its practical applications. In this work, high-k Y 2 O 3 with ultra-low oxygen permeability and high thermodynamic robustness has been introduced as the interfacial layer between HfO 2 /GaN for the interface engineering. It has been demonstrated that, the HfO 2 /Y 2 O 3 gate dielectric stacks have obtained the GaN MIS-HEMT an ultra-small subthreshold swing of ∼70 mV/decade, an extremely low gate leakage of ∼10 −12 A/mm, and a desirable dielectric/semiconductor interface quality with interface state density in level of ∼10 12 cm −2 eV −1 . Meanwhile, a maximum drain current of 600mA/mm has been achieved together with an on-state resistance (R on ) of 10.7 ·mm and a specific R on of 2.62 m ·cm 2 .
I. INTRODUCTION
Wide bandgap GaN-based heterostructure AlGaN/GaN is a fascinating candidate for new-generation high-frequency and high-power applications, given their superior material properties including high electron saturation velocity, high breakdown electric field and high-density carriers in the two dimensional electron gas (2DEG) with high mobility of ∼2000 cm 2 /V·s [1] - [2] . AlGaN/GaN based high electron mobility transistor (HEMT) normally works in depletion mode (D-mode) with naturally existing 2DEG, and has tremendous important applications, e.g., RF amplifiers, being cascaded with normally-off Si MOSFET for fail-safe E-mode operation, being integrated with E-mode HEMT to configure GaN digital ICs [2] . In demonstrating a D-mode HEMT, it is beneficial to introduce a gate insulator layer between gate metal and AlGaN barrier layer to suppress the gate leakage current and to increase on-state operation swing, composing metal-insulator-semiconductor HEMT (MIS-HEMT) [3] . Therefore, gate insulator is a critical technology determining the gate leakage, subthreshold swing (SS), safe gate bias swing range, as well as device stability [4] . Various dielectric materials have been explored for gate insulator applications, including HfO 2 , SiO 2 , SiN x , Al 2 O 3 , ZrO 2 , and La 2 O 3 [5] . Among them, high-k dielectrics promise particularly advantageous channel controllability for low off-state leakage current, high on-to-off ratio, and low SS, thus promising higher power efficiency in device applications [6] .
HfO 2 is to date the most widely used high-k gate insulator especially in Si CMOS industry, owing to its high k (>19) value and large band gap (5.8 eV) [7] . However, the adoption of such a dielectric layer adds more complexity with the new interface, and meanwhile, HfO 2 is suffering from severe oxygen transparency, which would introduce unfavorable Ga-O bonds in GaN based devices and thus degrade the HfO 2 /GaN interface quality [8] - [9] . Interfacial layer engineering is an effective solution to modify the interface quality. As recently reported, SiN x and ZrO 2 has been explored as the insertion layer between HfO 2 and GaN, however, the corresponding interface quality has rarely been evaluated [6] - [10] .
In this work, high-k Y 2 O 3 with ultra-low oxygen permeability, high bonding strength and high thermodynamic robustness has been adopted as the buried layer (1nm) under the 12 nm HfO 2 [11]- [13] . Correspondingly, GaN MIS-HEMT has obtained a gate leakage as low as ∼10 −12 A/mm. Meanwhile, the small effective oxide thickness (EOT) of 2nm has contributed to an ultra-low SS of 70 mV/dec with a maximum current density of 600 mA/mm, revealing the superior gate controllability. In capacitance-voltage (CV) measurements, desirable dielectric/semiconductor interface quality has been revealed. Reliability of the bi-layer dielectric stacks has also been evaluated in the subsequent time-dependent dielectric breakdown (TDDB) measurement, where the maximum forward bias for ten-year lifetime is extracted to be 5.1 V, corresponding to an electric field of 3.3 MV/cm.
II. DEVICE STRUCTURE AND FABRICATION
The cross-sectional schematic diagram of HfO 2 /Y 2 O 3 stacks based GaN MIS-HEMT is illustrated in Fig. 1 (a), with its transmission electron microscopy (TEM) image presented in Fig. 1(b) and (c), where the 1-nm thick Y 2 O 3 and 12-nm thick HfO 2 dielectric stacks could be clearly identified. Source/drain ohmic contacts of Ti/Al/Ni/Au (20nm/40nm/30nm/70nm) were then fabricated with e-beam evaporation, followed by a 30s rapid thermal annealing (RTA) at 850 • C in N 2 . A subsequent 60-nm SiO 2 passivation layer was deposited with plasma-enhanced chemical vapor deposition (PECVD), and then selectively removed with dry etching in the gate region. Y 2 O 3 /HfO 2 was subsequently deposited by plasma-enhanced atomic 
III. DEVICE RESULTS AND DISCUSSION

A. TRANSFER AND OUTPUT CHARACTERISTICS
Transfer characteristics of the MIS-HEMTs with Y 2 O 3 /HfO 2 gate dielectric stacks were measured at V DS = 0.05V, with results shown in Fig. 2(a) . Accordingly, the threshold voltage (V th ) of the fabricated MIS-HEMT was extracted to be −5.0 V at the drain current level of 1mA/mm. And the fieldeffect mobility (μ FE ) was estimated to be ∼1253 cm 2 /V•s, based on the equation of μ FE = g m L/WC G V DS , with maximum gate conductance (g m ) value of 4.8mS/mm, gate length (L) of 1 µm, gate width (W) of 100 µm, and gate capacitance at per unit area (C G ) at maximum gate conductance of 76 nF/cm 2 . Both μ FE and V th are in similar level with those of previously reported GaN MISHEMTs [14] . Meanwhile, the combination of high-k dielectrics (12nm HfO 2 and 1nm Y 2 O 3 ) has resulted in an ultra-small EOT of ∼2 nm, promising superior control over the gate leakage and the 2DEG channel. Resultantly, a near theoretical-limit SS of ∼70mV/dec at room temperature (RT) with an on-to-off ratio of ∼10 9 has been obtained. Fig. 2(b) illustrates the output characteristics, where gate bias was swept from −5V to −1V in step of 0.5V. A maximum drain current (I DS ) of 600 mA/mm has been achieved with V GS > −1V and V DS > 15V, accompanied with an on-state resistance (R on ) of 10.7 ·mm and a specific R on of 2.62 m ·cm 2 . The ultrasmall SS together with the on-state performances thus reveals the high quality of epitaxial layer and the dielectric/GaN interface.
A detailed study on the gate-leakage mechanism has been performed. As illustrated in Fig. 3(a) , the off-state gate leakage has been suppressed to ∼10 −12 A/mm (the measuring limit of the system) with V GS ranging from −6V to 4V, revealing the ideal electric insulativity of the gate dielectrics. The gate bias could operate up to +10V with gate leakage current controlled below 10 −6 A/mm, achieving a high dielectric breakdown electric field of ∼7.1 MV/cm given the HfO 2 /Y 2 O 3 thickness of 12nm/1nm. This value is comparable with those bare HfO 2 layer as reported in previous literatures with thickness of 25 nm and 10 nm [15]- [16] . Further analysis found that the gate leakage at higher gate bias fits well with Fowler-Nordheim (FN) tunneling model [17] . As shown in the inset of Fig. 3(a) , excellent linear relationship between ln(J G /E 2 FN ) and 1/E FN could be observed at V G > 4V, where J G is the gate leakage density, E FN is the electric field strength in the gate dielectric. Based on the linear fitting of the FN model, a barrier height of 2.3eV at the conduction band side for the electron tunneling process could be obtained. This is in good consistence with the conduction band offset at Y 2 O 3 /GaN interface [18] - [19] , suggesting the high-quality interface between PEALD HfO 2 /Y 2 O 3 and GaN. Fig. 3(b) compares the gate leakage level of the adopted HfO 2 /Y 2 O 3 gate dielectrics with bare HfO 2 and other dielectric materials [18] - [21] . Similar with those high-k gate dielectrics, e.g., ZrO 2 , La 2 O 3 , the combination of HfO 2 /Y 2 O 3 has obtained an ultra-small EOT of ∼2nm. Nevertheless, this ultra-thin gate dielectric scheme exhibits apparently higher leakage blocking capability, confirming the near-ideal electric insulativity of HfO 2 /Y 2 O 3 gate dielectrics.
B. INTERFACE QUALITY ANALYSIS
To further quantitatively evaluate the Y 2 O 3 /GaN interface quality, frequency-and temperature-dependent CV measurements have been performed for the interface trap density (D it ) mapping. In details, source and drain electrodes were both shorted to the ground, while the gate capacitance (C G ) was measured with sweeping V GS . Fig. 4(a) gives the typical CV characteristics for the AlGaN/GaN based MIS-HEMT. The electron density naturally existing in the 2DEG channel at V GS = 0V was calculated to be ∼9.5×10 12 cm −2 with integration of C G · V GS (differential of V GS ) in the gate bias range from 0 V to −6.0 V, where the 2DEG channel gets fully depleted as indicated in Fig. 2(a) .
It could be observed that the CV curves feature two unique rises near V GS = −4.5V and +3V, respectively. The first rise near −4.5V should be a result of electron accumulation in the 2DEG channel, while the second rise with knee voltage (V on ) near +3V should be attributed to the process of channel carriers spilling over the AlGaN barrier into Y 2 O 3 /GaN interface states, which contributes an extra component in the gate capacitance [24] . Usually, E it is used to quantify the depth of Y 2 O 3 /GaN interface-state energy level, defined as the difference between the GaN conduction band (E C ) and the energy position of the trap state (E T ), i.e., E it = (E C − E T ). As has been verified in previous works, the detectable E it in CV measurements depends on the measuring frequency (f m ) and temperature (T m ) with the equation of [24] - [25] ,
where N C , σ n and ν e are the effective density of states in the conduction band in GaN, electron capture cross section, and electron thermal velocity, respectively. At room temperature, ν e of 2.6×10 7 cm/s, N C of 2.2×10 18 cm −3 , and σ n of 10 −14 cm 2 could be obtained based on previous studies [25] - [26] . Thus, an increase of measuring temperature or a decrease of measuring frequency at E it (f m , T m ) would induce a differential of detectable E it , abbreviated as E diff . Then, extra interface trap states of D it ( E it ) • E diff would become active in the CV measurements, leading to an earlier lifting of the second rise and thus a decrement of V on , abbreviated as V on . The correlations between the E diff , V on and D it could be described with the equation of [25] ,
where q is the unit electron charge, C ox and C B are the dielectric and barrier capacitance per unit area, respectively. Based on the CV measurement results, C OX and C G could be obtained from the CV curves as ∼570 nF/cm 2 and ∼350 nF/cm 2 , respectively. Given that C G = C ox C B /(C ox + C B ), C B could be calculated to be ∼900 nF/cm 2 . Resultantly, with similar calculation method as addressed in [25] , D it mapping results have been extracted and presented in Fig. 4(b) . Considering the measuring frequency limit (1∼1000 kHz), the measurable energy level E it is mainly located below 0.4 eV at RT (Point A in the inset of Fig. 4(b) ). With the elevated temperatures of CV measurement (up to 200 • C), measurable energy level could be extended to 0.64eV (B point). Resultantly, in the E it range of 0.3∼0.64 eV, D it is calculated to be mainly located in the level of 7.6 × 10 11 ∼ 2.8 × 10 12 cm −2 eV −1 , verifying the desirable interface quality between Y 2 O 3 dielectric and GaN.
C. DIELECTRIC RELIABILITY
Time dependent dielectric breakdown (TDDB) measurements have been subsequently conducted to evaluate the reliability of the high-k gate dielectrics [27] . Considering that the MIS-HEMT has a gate swing up to 10V (V GS-max ), various gate bias voltages (7.5V, 7.75V, 8V, 8.25V and 8.5V) near 80% of the V GS-max have been applied for the TDDB measurements. E-model projection has been performed, based on which relationship between time to failure (T f ) and V GS could be expressed as [28] ,
where M (voltage acceleration parameter) is a constant related to field acceleration parameter. As illustrated in Fig. 5(a) , based on the lifetime results obtained at selected V GS values, the maximum forward bias for ten-year lifetime could be predicted to be 5.1 V, corresponding to an electric field of 3.3MV/cm. The hot carrier injection (HCI) effect related reliability degradation has also been evaluated at the pinch-off state. During the stressed measurement, a saturation channel current of over 600 mA/mm was applied on the device with V GS = 5V and V DS = 20V. Fig. 5(b) illustrates the time dependent evolution of gate leakage and channel current. While the gate leakage gradually increases in the continuous hot carrier stress test, it remains below 1 µA/mm even after a stress period over 1.2×10 5 s, revealing high immunity of the HfO 2 /Y 2 O 3 gate dielectrics to HCI effects. Therefore, based on the reliability analysis experiments, TDDB should be the dominating degrading factor in the HfO 2 /Y 2 O 3 gate dielectrics fabricated in this work, which should be related to the oxygen vacancies in the bulk HfO 2 [8] .
IV. CONCLUSION
In this paper, PEALD fabricated bilayer high-k gate dielectrics HfO 2 /Y 2 O 3 (12nm/1nm) have been adopted in GaN MIS-HEMTs on Si substrate. With the insertion of ultra-thin Y 2 O 3 interfacial layer, gate dielectrics with EOT of ∼2nm have obtained GaN MIS-HEMTs excellent gate controllability with small SS of ∼70mV/dec and high on-to-off ratio of ∼10 9 . Based on the CV characterizations, desirable Y 2 O 3 /GaN interface quality with interface state density in level of ∼10 12 cm −2 eV −1 was revealed. It is believed that the gate dielectric engineering approach utilizing Y 2 O 3 insertion layer is a promising solution for improving the performances of GaN MIS-HEMTs, further driving their progresses in power and RF applications.
